Basics SystemVerilog project to run on Rysino [PL]

Basics of SystemVerilog with examples on Rysino. This course is under constructions.

1. Logic gates

First project: logic gates

learn more source