VHDL on Rysino

Basics VHDL project to run on Rysino [PL]

Seris of project coded in VHDL that could be run on Rysino.

First project: logic gates

Counter modulo N implemented in VHDL.

We use clock enable signal to connect two counters.

Create controler for seven segment display and connect it with counter.